Skip to end of metadata
Go to start of metadata

You are viewing an old version of this page. View the current version.

Compare with Current View Page History

« Previous Version 5 Next »

(NOTE: STILL EDITING)

This page will go over the test plans for the solar sense board and all the unit/integration tests for each subsystem implemented. It will be written out based on what to populate, then subsequently what to test so we populate only the subsystems we need to.

It will be ordered based on what to test/populate first.

As a side note so that things can be done in parallel: there will need to be firmware written or at least set up to read values in SPI from the Nomuras (which Arshan has), and code to read from the thermistors, set the chip select lines for the SPI communication, control the relay and read voltage measurements from the ADCs. See schematics on my branch for details.

Part 1: Digital Communication Unit testing

This testing will be done by Liam during the Spring 2020 term, and will verify the ability to communicate over SPI, I2C and read using the controller board ADCs for each of the sense measurements.

Part 2: HV/Series MPPT Testing

Ideal Diode

The ideal diode design was taken from the typical applications in the LTC4359 Ideal Diode Controller Datasheet and was used in the ideal diodes purchased from Nomura for MS12. The implementation uses Zener diodes to clamp the reference of the input to 12V wrt Vss. The remainder of the 200V drops across R1, allowing the IC to stay at a LV reference. The purpose of this ideal diode is to implement diode features (near ideal) in which all current in a forward bias is conducted, while it is isolated in reverse bias.

To test the ideal diode, first, populate the following components in the order from first to last:

U2,D5,D4,D6,C66,Q3,D7,R51,C9,R54,C10,Q2,R19,P2

The following is a list of the tests that need to be run and instructions to do so. Make sure YOU ARE ALWAYS CAREFUL AND CONFIDENT IN WHAT YOU’RE DOING, else seek help from an EE lead:

  • General connectivity

    • You’ll want to test all the nets (refer to schematic diagram) at each node. Simply use a DMM on ohm mode and turn on the sound with the sound button (if the probes make noise when they touch each other its the right mode). This is just a quick test after population to make sure everything seems right.

The following tests will be conducted with 1 mppt connected to the 6th slot on the board (the slot on the right side) with a jumper going from the ground pin of the mppt to the “to battery terminal”.

  • Voltage drop across diode all cases

Measure the voltage difference across the diode for each of the following cases.

  • LV Conduction forward bias

Test from a range of 10V - 50V at a dc load drawing from 1A to 6A (check the specs of the load if this is possible). Most likely with the load we have, we will only be able to have a current limit of 6A at low voltages for the power rating, and so to test the current limit of 6A that the diode could see, we will test that limit in this test case.

Make sure you are only using probes with alligator clips for the multimeter readings of voltage. Use the really nice and not sketchy looking alligator clip probes and attach to the P2 terminal closer to the ideal diode section for the “out” node of the ideal diode, and the slot in the relay close to the ideal diode section as the “in” node on the diode. Find the ground as the other terminal on the batter connector.

Make a table below, and fill it out with all the data points from these ranges.

  • HV Conduction forward bias

  • LV isolation reverse bias

  • HV isolation reverse bias

  • Voltage drop across diode all cases

  • Thermals (shouldnt be anything significant)

  • No labels